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Abstract—Resistive switching memory (RRAM) is currently
under consideration for fast nonvolatile memory thanks to its
relatively low cost and high performance. A key concern for
RRAM reliability is stochastic switching, which impacts the
operation of the digital memory due to distribution broadening.
On the other hand, stochastic behaviors are enabling mechanisms
for some computing tasks, such as physical unclonable functions
(PUF) and random number generation (RNG). Here we present
new circuit blocks for physical RNG, based on the coupling of 2
RRAM devices. The 2-resistance (2R) scheme allows to overcome
the need of probability tracking, where the operation voltage
must be tuned to adjust the generation probabilities of 0 and 1.
Probability tests are proven successful for one of the 3 proposed
schemes.
Keywords: Resistive switching memory (RRAM), Random
number generation (RNG), memory reliability.
I. INTRODUCTION
Random number generation is essential for generating ran-
dom encryption keys for secure transmission protocols [1].
The pervasiveness of internet-based communication and the
need to protect data from eavesdropping, raises the need for
compact random number generator (RNG) circuits capable
of generating true random numbers with high entropy qual-
ity and high throughput. To generate true random numbers,
which do not rely on deterministic algorithms and are totally
unpredictable, it is important to identify a convenient on-
chip entropy source and design the corresponding circuit for
generating the random bit stream with high throughput and
stability. Previous approaches to true/physical RNG include
random telegraph noise (RTN) in dielectrics [2] or in resistive
switching memory (RRAM) [3]. RTN appears as a random
fluctuation of current, or resistance, between 2 or more levels,
as a result of the random charging/discharging of a bistable
defects [4]. However, RTN is difficult to control in terms
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of both amplitude and frequency, thus raising the need for
dedicated techniques for RTN initiation. Also, RTN has been
shown to be unstable in RRAM, where the current fluctuation
at a given bias can show unpredictable onset and interruption
[5]. Other schemes relying on physical fluctuation phenomena
are therefore under scrutiny for efficient and stable RNG.
Recently, novel RNG concepts based on the switching
variability in low-voltage memory technologies such as spin-
transfer-torque (STT) magnetic memory (MRAM) [6], [7] and
RRAM [8], [9] have been proposed. Switching variation in
RRAM was similarly applied to developed physical unclonable
function (PUF) [10] and to enhance learning in neuromor-
phic circuits [11]. For RNG, one can take advantage of the
stochastic variation of a switching parameter, such as the
voltage Vset for the set transition from high to low resistance
[12]. Application of a voltage close to the median value in
the distribution of Vset statistically results in a random set
transition occurring randomly only in a fraction of attempts. A
key problem in this approach, however, is the need for a careful
tracking of the applied voltage, which must be exactly centered
in the median of the Vset distribution to ensure perfect balance
between 0s and 1s [12]. For this purpose, real-time voltage
tracking techniques must be used for compensating 0 and 1
probabilities [7].
This work presents new solutions for RRAM-based un-
biased RNGs overcoming the need for probability tracking.
These novel approaches rely on stochastic switching in 2
coupled RRAM devices, driven by the same voltage pulse
and having different (e.g., parallel or series) configurations.
Unbiased RNG relies on either a comparison between the
resistance levels after independent switching, or on alternative
switching in series/parallel RRAM, similar to the operation of
RRAM logic gates [13]. The new RNG schemes are finally
supported by presenting and discussing randomness tests.
II. RRAM SWITCHING CHARACTERISTICS
Devices used in our RNG circuits were bipolar RRAMs
consisting of a Si-doped HfO2 switching layer with TiN
bottom electrode (BE) and Ti top electrode (TE), acting as
oxygen exchange layer for defect generation at the TE side
[4], [14]. Fig. 1 shows the RRAM device stack (a) and
the corresponding I-V characteristics (b). One-transistor/one-
resistor (1T1R) structures were used for proper control of the
resistance level by limiting the current of the integrated select
transistor [15]. Application of a positive voltage causes set
transition from high-resistance state (HRS) to low-resistance
2Fig. 1. Schematic of the 1T1R structure used in this work (a) and correspond-
ing I-V curve providing definition of the set voltage Vset, the compliance
current IC , the reset voltage Vreset, and the stop voltage Vstop (b). The
RRAM stack includes a Si-doped HfOx switching layer, a Ti top electrode
and a TiN bottom electrode.
state (LRS) in correspondence of Vset, while application of
a negative voltage causes the reset transition from LRS to
HRS starting at a reset voltage Vreset. A compliance current
IC = 50 µA was used during the set transition by applying
a relatively small gate voltage. A maximum negative voltage
Vstop was applied during the reset sweep. Triangular pulses
of width tP = 1 ms width were used for set and reset in
Fig. 1 and throughout this work. The relatively long pulse was
needed to overcome the parasitic capacitance inducing delays
in the custom board used for experimental verification. We
applied a suitably low voltage for set and reset to avoid any
degradation in the device during cycling.
III. RRAM-BASED RNG CIRCUITS
RRAM is affected by stochastic switching, where the
switching parameters randomly change from cycle to cycle
[16], [17]. The resistance R in both HRS and LRS, the set
voltage Vset, and the reset voltage Vreset were shown to vary
during cycling depending on the compliance current IC [18]
and the stop voltage Vstop [17]. These statistical fluctuations
were explained by the random formation and rupture of the
conductive filament (CF) and the varying number of defects
within the CF in both HRS and LRS [18]. While variability
is a considerable concern for digital memory applications,
where distinct set/reset distributions should be ensured, ran-
dom variations of Vset were previously used to generate
random bits [12]. In fact, the application of a voltage VA
close to the median value of Vset to HRS results in random
set as shown in Fig. 2(a). The device undergoes set transition
if VA > Vset (case A in Fig. 2(a)), while no change is seen
if VA < Vset (case B). This leads to a bimodal distribution of
R measured after random set as shown in Fig. 2(b). Between
the HRS and LRS sub-sets in the bimodal distribution, there
is an intermediate case C in Fig. 2(a) where set transition
took place only partially due to insufficient time to complete
the CF formation [12]. Simulation results are provided in
Fig. 2(b). The LRS distribution is modeled by a lognormal
distribution of resistance with median value 20 kΩ and a
relatively small standard deviation σ(logR) = 8.64x10−2. The
HRS distribution is modeled as the sum of a LRS resistance
and a lognormal distribution with median 480 kΩ and standard
deviation σ(logR) = 0.82. The series combination of LRS and
Fig. 2. Measured I-V characteristics during random set operation (a) and
cumulative distributions of resistance after reset, after set and after random
set at VA = 1.2 V. Random-set operation can results in either set transition
(A) or no transition (B). Partial set transition (C) can also be observed.
HRS allows to better describe the low-resistance portion of the
HRS distribution, where the resistance of the incompletely-
dissolved filament and of the top and bottom interface re-
sistances cannot be neglected. The random set distribution
was obtained by combining randomly selected HRS and LRS
resistance with equal probabilities of 50%, resulting in the
bimodal distribution in Fig. 2(b). The random set operation on
HRS can be used as entropy source for true RNG, however
achieving an unbiased RNG with equal probabilities of 0 and
1 in Fig. 2(b) requires careful adjustment of the voltage VA
in correspondence of the median of the Vset distribution. This
can be obtained by real-time probability tracking techniques
[7], however at the expense of a higher circuit and algorithm
complexity. Also, Vset might decrease during cycling due to
degradation and wear out of the CF region in the RRAM
device [19], which further supports the need for voltage track-
ing techniques. To avoid this issue, we redesign RNG blocks
based on random switching in 2 coupled RRAM devices, with
the purpose of compensating the unbalanced generation and
achieve unbiased RNG. RRAM devices can be coupled in
either series or parallel configurations, while the source of
entropy is the variability of either set or reset transitions. As a
result, 3 RNG schemes with coupled RRAMs are developed,
as detailed in the following.
A. Parallel reset
Fig. 3(a) shows the parallel-reset RNG circuit, where two
RRAM cells (P and Q) are connected in parallel. 1T1R
structures were used for P and Q during the experimental
demonstration of the RNG operation. Fig. 3(b) shows the
waveforms for the TE voltage VP of device P, the TE voltage
of device Q, and the voltage Vout of the common node
between P and Q in Fig. 3(a). The RNG cycle consists of
3 phases, namely (i) application of a positive voltage across
P and Q to induce set transition, (ii) application of a negative
voltage to induce reset transition, and (iii) read, where the
voltage divider of P and Q is evaluated by probing the potential
Vout with VP = +Vread and VQ = -Vread. Triangular pulses
with 1 ms duration were applied for set, reset and read. Note
that voltages across devices P and Q are independently applied
during set and reset with no interaction between the two cells,
3Fig. 3. Parallel reset circuit (a) and sequence of applied signals (b). Starting
from P and Q in HRS, cells are firstly independent set, then reset and finally
read using voltage-divider configuration. The analogical comparator (CMP)
is used to digitally regenerate Vout.
Fig. 4. Cumulative distributions of resistance after set and after reset for cells
P and Q (a), corresponding distributions of Vout and Vout2 with and without
comparator (b), measured Vout and Vout2 as a function of RNG cycle (c)
and corresponding PDF (d).
thus set and reset transitions both occur independently in this
scheme. As a result of the relatively large statistical variation
of HRS resistance [14], [17], Vout randomly varies from cycle
to cycle, thus serving as the output bit value in the RNG.
HRS resistance variation serves as the entropy source in this
scheme.
Fig. 4(a) shows the cumulative distributions of P resistance
RP and Q resistance RQ, measured after set and reset, together
with calculated results obtained as in Fig. 2(b). RNG was
tested along 1000 cycles which provides sufficient statistical
accuracy with negligible device degradation. Distributions RP
and RQ are almost identical in both LRS and HRS, which
is a key to achieve true and unbiased RNG. Fig. 4(b) shows
the resulting experimental and calculated distributions of Vout
obtained during read, indicating a bimodal shape with 50%
transition probability. The bimodal distribution was improved
in our experimental setup by introducing an analog comparator
(CMP) in Fig. 3(a). The CMP can be replaced by one or more
integrated CMOS inverters in an integrated circuit to decrease
the occupied area on the chip [12]. The distribution of the
CMP output voltage Vout2 shows a bimodal distribution with
abrupt transition at 50%. Fig. 4(c) shows the measured Vout
and Vout2 along 1000 cycles during RNG operation, while
Fig. 4(d) shows the corresponding probability density function
(PDF) of Vout and Vout2. Simulation results show a uniform
distribution of Vout, in line with data. No probability tracking
is needed thanks to natural matching of HRS distributions in
cells P and Q (Fig. 4(a)). This was possible because the cycle-
to-cycle variability was significantly larger than the cell-to-cell
variability in our devices.
B. Serial reset
Fig. 5(a) shows the serial reset scheme for the RNG where
the cells P and Q are connected in series between voltage
supplies VP and VQ. As in the parallel reset case, 1T1R
devices were used for cells P and Q for the experimental
demonstration. Fig. 5(b) shows the RNG cycle consisting of
(i) independent set of P and Q, (ii) conditional reset of P and
Q, and (iii) read of the voltage Vout of the common node
between P and Q. During random reset, a negative voltage
VP -VQ < 0 is applied across P and Q while the intermediate
Fig. 5. Series reset circuit (a) and sequence of applied signals (b). Starting
from HRS, the cells are first independently set, then subjected to random reset
where only one cell can reset, and finally read in voltage-divider configuration.
Fig. 6. Schematic illustration of time evolution of the I-V curves of cells
P and Q during random reset causing the transition of P (a) and measured
voltage across P and Q (b).
4node between P and Q is left floating. The total applied voltage
is |VP -VQ| > 2Vreset, thus sufficient to trigger reset in at
least one device. Once the reset transition is initiated in either
device, the voltage across it increases because of the voltage
divider configuration, thus causing the voltage across the other
cell to reduce. This is illustrated in Fig. 6(a), schematically
showing the I-V curve of P with Q acting as load resistance:
after the onset of the reset transition in P, the voltage drop
across P increases, thus accelerating reset transition in P, while
the voltage drop across Q decreases, thus preventing reset
transition in Q. Fig. 6(b) shows the experimentally measured
voltage VP -VQ applied across the 2 RRAM devices, the
voltage ∆ VP across P and the voltage ∆ VQ across Q,
showing the reset transition after about 0.4 ms along the rising
edge of the pulse. This self-accelerated random reset scheme
results in the reset transition being randomly carried out in one
device only, namely the one featuring the smallest Vreset as
a result of LRS variability [17]. The variation of Vreset thus
serves as the entropy source in this scheme. A similar scheme
was used to perform material implication in RRAM logic,
where the 2 devices were deliberately prepared in different
LRS to avoid the unpredictable random reset in Figs. 5 and 6
[13].
After random reset, the potential of the intermediate node
between P and Q is read while a voltage 2Vread is applied
across the 2 cells. Fig. 7(a) shows the cumulative distribution
of resistance R of P and Q after either set or reset in Fig. 5(b).
After reset, both P and Q show equal bimodal distributions
with 50% transition point, demonstrating unbiased true RNG
without probability tracking. The calculated distributions after
random reset were obtained by randomly moving 50% of
samples from the LRS distribution to the HRS distribution.
Fig. 7(b) shows the correlation plot of RQ as a function of
RP after either set or reset. After reset, the devices show
complementary state, namely, if one device shows LRS, then
the other shows HRS, and vice versa. This is the result of
Fig. 7. Cumulative distribution of R after set and after reset of cells P and Q
(a), correlation plot of RQ as a function of RP (b), cumulative distribution
of measured Vout and Vout2 (c) measured Vout and Vout2 as a function of
RNG cycles (d) and their corresponding PDF (e).
the random reset process in Fig. 6, where the voltage division
after the onset of the reset transition accelerates or prevents
the reset process in one RRAM or the other. Fig. 7(c) shows
the resulting experimental and calculated bimodal distribution
of Vout with transition point at 50% probability. Voltage
regeneration is possible by introducing a CMP (or digital
inverter), resulting in the bimodal abrupt distribution of Vout2
in Fig. 7(c). Fig. 7(d) shows the cycling evolution of Vout
and Vout2 during repetition of the RNG sequence in Fig. 5(b),
completed by a final unconditional reset pulse, with amplitude
larger than the total voltage applied during the random reset
pulse |VP - VQ|, to ensure that the first set pulse is applied to
equal states in P and Q. Fig. 7(e) shows the corresponding
PDF of Vout and Vout2 for data and calculations. These
results demonstrate unbiased true RNG with no probability
tracking, taking advantage of random reset in the 2 coupled
RRAM devices. Note that this RNG scheme is particularly
suited to devices with relatively low Vreset, since the applied
voltage 2Vreset is finally dropping almost totally across the
HRS cell. This might cause early failure of the RRAM device,
since endurance exponentially decreases with Vstop, i.e., the
maximum voltage during reset, in RRAM [14].
C. Parallel set
Fig. 8 shows the parallel set scheme for RNG (a) and
the corresponding voltage pulse sequence (b). The 2 RRAM
devices are connected to ground via a transistor controlled by a
gate voltage VG. The pulse sequence includes (i) independent
reset of P and Q, (ii) random set of P and Q, and (iii) read by
application of a voltage 2Vread across the 2 devices while the
Fig. 8. Parallel set circuit (a) and sequence of applied signals (b). Starting
from LRS, the cells are first independently reset, then subjected to parallel
set, and finally read with voltage-divider configuration.
Fig. 9. Schematic illustration of the I-V curves of P and Q during a parallel
set operation in the circuit of Fig. 8(a). As the set transition starts to occur
in the cell with smaller Vset (P in the figure) the voltage across both cells
drops thus inhibiting set transition in the other cell (Q in the figure).
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RANDOMNESS TEST RESULTS FOR A SEQUENCE OF MORE THAN 2 MBITS GENERATED BY THE PARALLEL-RESET SCHEME OF FIG. 3(A) DIVIDED IN 55
SEGMENTS BEFORE AND AFTER VON NEUMANN CORRECTION. TESTS ARE PASSED IF P-VALUET (X2) > 0.0001 AND PROPORTION > 0.945454. THE
RRAM SCHEME PASSES ALL TESTS AFTER VON NEUMANN CORRECTION, EXCEPT FOR THE NON OVERLAPPING TEMPLATE MATCHING TEST WHICH
WAS PASSED IN 143 SEQUENCES OVER 148, NAMELY ABOUT 96.6%.
Output After Von Neumann correction
Test P-valueT (X2) Proportion P-valueT (X2) Proportion
Frequency 0.000000 0.109091 0.514124 1.000000
Block Frequency 0.000000 0.000000 0.637119 1.000000
Cumulative Sums (forward) 0.000000 0.036364 0.595549 1.000000
Cumulative Sums (reverse) 0.000000 0.072727 0.401199 1.000000
Runs 0.000000 0.018182 0.437274 1.000000
Longest Run of Ones 0.000000 0.145455 0.275709 1.000000
FFT 0.000000 0.545455 0.000184 0.981818
Non Overlapping 55/148 1/148 All test 143/148
Template Matching test passed test passed passed test passed
Serial (P-value1) 0.000000 0.018182 0.595549 0.981818
Serial (P-value2) 0.000000 0.290909 0.129620 0.981818
Approximate Entropy 0.000000 0.036364 0.798139 0.981818
transistor is in the off state. This RNG scheme takes advantage
of the dynamic voltage divider in the 1-transistor/2-resistor
(1T2R) structure during set: as the voltage across the 2 RRAM
increases, set transition eventually takes place randomly in one
device, while the consequent voltage decrease across P and Q
inhibits the other device to undergo set transition. This finally
leads to a random set transition, similar to the random reset
transition in the scheme of Figs. 5-7. The variation of Vset
serves as the entropy source in the scheme, similar to the
1-RRAM scheme described in Fig. 2. Clearly, no probability
tracking is needed in Fig. 8, since set transition is naturally
occurring in one device only in each cycle.
Fig. 9(a) schematically shows the I-V characteristics of
P and Q during the set pulse: as set transition takes place
in P because of Vset,P < Vset,Q, the voltage across both
devices drops thus preventing any set transition in Q. Fig. 10(a)
shows the resulting bimodal distribution of R for P and Q,
Fig. 10. Cumulative distributions of R after reset and after set for P and Q (a),
correlation plot of RQ as a function of RP after set and reset(b), cumulative
distributions of Vout and Vout2 (c), measured Vout and Vout2 as a function
of RNG cycles (d) and their corresponding PDF (e).
showing a bimodal distribution with a HRS/LRS transition at
50%. Calculations were performed by randomly moving 50%
samples from the HRS distribution to the LRS distribution.
Fig. 10(b) shows the correlation plot of RQ as a function of
RP , indicating complementary states, namely P is always in
HRS if Q is in LRS, and vice versa. Fig. 10(c) shows the
cumulative distributions of Vout and Vout2, the latter being
the output of the regenerative CMP. Nice bimodal distributions
with smooth and abrupt transitions are shown by Vout and
Vout2, respectively. Figs. 10(d) and (e) show Vout and Vout2
as a function of the RNG cycle (d) and the corresponding PDF
(e). Calculations are provided for Figs. 10(c) and (e), showing
a good agreement with data.
Note that the parallel set RNG shows a better performance
based on the bimodal distributions of R (Fig. 10(a)) and Vout
(Figs. 10(c) and (e)) compared to the parallel reset in Fig.
7(a). This can be understood by the abrupt set transition in
the parallel set approach as opposed to the more gradual reset
transition in the parallel reset scheme, as also visible from
the I-V characteristics of the individual RRAM device in Fig.
1(b) and explained by the different microscopic processes
of filament growth and gap depletion during set and reset,
respectively [20].
IV. RANDOMNESS ANALYSIS
To assess the performance of any true RNG, randomness
test is mandatory. For this purpose, we evaluated randomness
on one of our schemes, using the standard set of statistical
tests developed by the National Institute of Standards and
Technology (NIST) [21]. The serial reset and the parallel
set schemes showed less excellent performance against the
NIST test, which we attribute to the stronger impact of cell-
cell variability of Vreset and Vset, respectively. Therefore, we
focussed on the parallel reset scheme in the following NIST
test.
Each random bit was generated in 6 ms, including set, reset
and read pulses of 1 ms width, each followed by a 1 ms wait
time. The generation rate is therefore about 0.16 kHz, although
we estimate that much faster generation can be achieved (e.g.,
6around 1 GHz) by taking advantage of the sub-1 ns switching
time of HfOx RRAM [22]. The RNG output was taken at
Vout2 in the scheme of Fig. 3(a).
Randomness was tested on a generated sequence of about
2,280,000 random bits. According to the NIST guidelines, we
divided the entire sequence in 55 segments and we applied the
9 different tests reported in Tab. I. Each test returned 2 parame-
ters, P-valueT (X2) and Proportion. If P-valueT (X2) ≥ 0.0001,
then the sequence can be considered to be uniformly dis-
tributed, while, for the Proportion, the minimum pass rate for
each statistical test is 0.945454.
Tab. I shows pass/fail results for both the raw bit data,
and that obtained after Von Neumann correction, namely a
standard post-process analysis which removes all the 0 and 1
bias from a pseudo random sequence [7]. Results indicate that
all tests applied to raw bits failed, while application of the
Von Neumann correction allows our scheme to pass all tests
except one, namely the Non Overlapping Template Matching
test where pass rate was 143 over 148. Note that Von Neumann
is a standard tool to improve randomness of RNG, although it
introduces additional complexity in terms of controller logic of
the RNG circuit. These results appear promising for hardware-
based, true unbiased RNG using RRAM technology.
V. CONCLUSIONS
We presented 3 new concepts for unbiased RNG relying on
switching variability in RRAM. All concepts adopt 2 coupled
RRAM devices to provide 50% probability of 0s and 1s by
self-compensation schemes, as opposed to complicated prob-
ability tracking proposed before. The concepts include (i) a
parallel reset configuration based on HRS resistance variation,
(ii) a serial reset configuration based on Vreset variation, and
(iii) a parallel set configuration based on Vset variation. In all
cases, bimodal distributions of high/low voltage were obtained
with low-to-high transition at 50%. RNG was improved by
adding digital regeneration. The results of the randomness tests
for the parallel reset scheme with/without the Von Neumann
correction support the 2-RRAM scheme for future on-chip
RNG, thus enlarging the pool of potential application for
RRAM technology.
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